Zur Startseite gehen
0,00 €*
Cover: 9783031180224 | Guide to Computer Processor Architecture | Bernard Goossens | Buch
Dekorationsartikel gehören nicht zum Leistungsumfang.
Guide to Computer Processor Architecture
A RISC-V Approach, with High-Level Synthesis
Taschenbuch von Bernard Goossens
Sprache: Englisch

51,35 €*

inkl. MwSt.

Versandkostenfrei per Post / DHL

Lieferzeit 1-2 Wochen

Kategorien:
Beschreibung
This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).
Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).
The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.
Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.
Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.
This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).
Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).
The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.
Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.
Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.
Über den Autor
Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is the author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.
Zusammenfassung

Presents successive RISC-V processor implementations in increasing difficulty

Codes can serve as labs for a computer processor architecture course

Concisely introduces the RISC-V open-source machine language

Inhaltsverzeichnis
Part I. Single core processors.- 1. Getting Ready.- 2. Building a RISC-V Processor.- 3. Building a Pipelined RISC-V Processor.- 4. Building a RISC-V Processor with a Multi-cycle Pipeline.- 5. Building a RISC-V Processor with a Multiple Hart Pipeline.- Part II. Multiple core processors.- 6. Connecting IPs.- 7. A Multi-core RISC-V Processor.- 8. A Multi-core RISC-V Processor with Multi-hart Cores.
Details
Erscheinungsjahr: 2023
Genre: Informatik, Mathematik, Medizin, Naturwissenschaften, Technik
Rubrik: Naturwissenschaften & Technik
Medium: Taschenbuch
Reihe: Undergraduate Topics in Computer Science
Inhalt: xxv
439 S.
65 s/w Illustr.
196 farbige Illustr.
439 p. 261 illus.
196 illus. in color.
ISBN-13: 9783031180224
ISBN-10: 3031180224
Sprache: Englisch
Ausstattung / Beilage: Paperback
Einband: Kartoniert / Broschiert
Autor: Goossens, Bernard
Auflage: 1st ed. 2023
Hersteller: Springer Nature Switzerland
Springer International Publishing
Springer International Publishing AG
Undergraduate Topics in Computer Science
Verantwortliche Person für die EU: Books on Demand GmbH, In de Tarpen 42, D-22848 Norderstedt, info@bod.de
Maße: 235 x 155 x 24 mm
Von/Mit: Bernard Goossens
Erscheinungsdatum: 26.01.2023
Gewicht: 0,782 kg
Artikel-ID: 123939633
Über den Autor
Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is the author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.
Zusammenfassung

Presents successive RISC-V processor implementations in increasing difficulty

Codes can serve as labs for a computer processor architecture course

Concisely introduces the RISC-V open-source machine language

Inhaltsverzeichnis
Part I. Single core processors.- 1. Getting Ready.- 2. Building a RISC-V Processor.- 3. Building a Pipelined RISC-V Processor.- 4. Building a RISC-V Processor with a Multi-cycle Pipeline.- 5. Building a RISC-V Processor with a Multiple Hart Pipeline.- Part II. Multiple core processors.- 6. Connecting IPs.- 7. A Multi-core RISC-V Processor.- 8. A Multi-core RISC-V Processor with Multi-hart Cores.
Details
Erscheinungsjahr: 2023
Genre: Informatik, Mathematik, Medizin, Naturwissenschaften, Technik
Rubrik: Naturwissenschaften & Technik
Medium: Taschenbuch
Reihe: Undergraduate Topics in Computer Science
Inhalt: xxv
439 S.
65 s/w Illustr.
196 farbige Illustr.
439 p. 261 illus.
196 illus. in color.
ISBN-13: 9783031180224
ISBN-10: 3031180224
Sprache: Englisch
Ausstattung / Beilage: Paperback
Einband: Kartoniert / Broschiert
Autor: Goossens, Bernard
Auflage: 1st ed. 2023
Hersteller: Springer Nature Switzerland
Springer International Publishing
Springer International Publishing AG
Undergraduate Topics in Computer Science
Verantwortliche Person für die EU: Books on Demand GmbH, In de Tarpen 42, D-22848 Norderstedt, info@bod.de
Maße: 235 x 155 x 24 mm
Von/Mit: Bernard Goossens
Erscheinungsdatum: 26.01.2023
Gewicht: 0,782 kg
Artikel-ID: 123939633
Sicherheitshinweis

Ähnliche Produkte

Diese Website verwendet Cookies, um eine bestmögliche Erfahrung bieten zu können. Mehr Informationen ...